Abstract-For the development of communication systems such as Internet of Things, integrating communication with power supplies is an attractive solution to reduce supply cost. This paper presents a novel method of power/signal dual modulation (PSDM), by which signal transmission is integrated with power conversion. This method takes advantage of the intrinsic ripple initiated in switch mode power supplies as signal carriers, by which cost-effective communications can be realized. The principles of PSDM are discussed, and two basic dual modulation methods (specifically PWM/FSK and PWM/PSK) are concluded. The key points of designing a PWM/FSK system, including topology selection, carrier shape, and carrier frequency, are discussed to provide theoretical guidelines. A practical signal modulation-demodulation method is given, and a prototype system provides experimental results to verify the effectiveness of the proposed solution.
I. INTRODUCTION

I
N NEW concepts such as the Internet of Things [1] - [3] and the Industrial Internet [4] , [5] , machine-to-machine communication is the backbone of future industrial and civil electrical systems and consequently is receiving extensive attention. A large number of smart "things" or "objects" including facilities, equipment, devices, and sensors tend to be connected to future electrical systems, and the big data produced by them are transmitted, stored, and analyzed [6] . This brings challenges to make these electrical systems more intelligent and reliable.
In most of traditional distributed control systems, communication circuitry and power supply circuit are separately de-signed, so two independent circuits are needed. For example, in distributed power supply systems, additional communication circuits are added to receive control instructions from a supervisor controller or to exchange data between power converters [7] - [10] . On the other hand, for communication nodes in classic field bus systems, such as RS-485 or CAN, dedicated power converters are required to provide a stable power supply [11] , [12] .
To simplify the wire connection of the system, two techniques are adopted [13] - [27] . The first technique is wireless communication, which has been widely used and increasingly accepted for industrial control systems [13] - [15] . However, due to the lack of physical protection, the security and reliability of wireless networks are often doubted, and other methods have been proposed for protection [16] , [17] . On the other hand, for most industrial systems, the nodes of wireless networks must be powered, so they inevitably connect with the power supply by wires. The second technique which simplifies connectivity is power line communication (PLC), which originates from the so-called second industrial revolution [18] - [20] . The idea of transmitting a signal on a battery-powered cable was used in the London-Liverpool telegraph system, which was the earliest record of integrating the signal transmission through power cables [18] . Since the 1920s, the invention of carrier frequency transmission (CTS) and ripple carrier signaling (RCS) techniques has made PLC an option for remote load control. By the late twentieth century, with the development of integrated circuits and the Internet, considerable progress has been made in modulation methods and its application scope [19] . Nowadays, PLC techniques cover both the high-voltage transmission networks and medium-/low-voltage distribution networks, which can supply services such as voice transmission, Internet access, remote meter reading, and load control, over the power cable. The PLC channel model has been comprehensively investigated [20] , [21] , with numerous applications reported [22] - [27] . This technique has proved a reliable method for communication.
However, both wireless communication and PLC require independent circuits to amplify the communication signal. For PLC, extra inductive or capacitive coupling units are required to embed the data signal into the power line, which increases system costs and volume.
In [28] and [29] , the authors present a novel method that realizes PLC between dc-dc converters which share a common input dc bus. Because the communication signal is inherently generated by the pulsewidth modulation (PWM) of dc-dc converters, there is no need for an additional power amplifier to inject the signal on to the dc bus. This confirms the possibility of integrating communications into power conversion. However, these researchers mainly focus on signal processing, and the intrinsic relationships between the power electronic circuit and the communication model is not investigated. This paper presents a power/signal dual modulation (PSDM) method to integrate data transmission with power conversion. The communication model and the methods of modulation/ demodulation are analyzed in detail. The proposed technique of PSDM embeds a communication system into a power supply system and is a cost-effective way to realize local communications for some power systems.
This paper is organized as follows. The PSDM principle is presented and analyzed in Section II. The applicable conditions, including topology choices and modulation methods, are discussed in Section III. Modulation and demodulation methods are shown in Section IV. Prototype design and experimental verification are shown in Section V. Finally, the conclusion is given in Section VI.
II. PRINCIPLE OF PSDM
In power electronics, power converters are constructed with semiconductor switches and passive elements such as inductors and capacitors. PWM is the most popular strategy employed in the control of power converters. For the typical PWM waveform shown in Fig. 1 , the Fourier coefficients are
where ω is the angular frequency of the waveform, d is the duty ratio associated with period T , and τ is the delay time ratio of the pulse, which corresponds to the angular component of the harmonics. For conventional pulse width-modulated circuits, the duty cycle d of each period is controlled to achieve a given average voltage which corresponds to the dc component of (1) . Although being filtered, the high-frequency harmonic components, with initial amplitude represented by (5) , still exist at the input and output ports. For a PWM system, there are three freedoms that can be manipulated. Except the duty cycle d used by PWM, the frequency f and phase τ can be modulated to carry information, which correspond to the frequency-shift keying (FSK) and phase-shift keying (PSK) modulation in signal communications, so that PWM/FSK or PWM/PSK dual modulation can be employed to simultaneously realize power conversion and signal transmission, which is also termed PSDM. This paper focuses on PWM/FSK modulation and does not pursue PWM/PSK. Fig. 2 shows the block diagram of a PWM/FSK dual modulated system. Different from conventional PWM, the carrier of the PSDM system is an FSKregulated PWM signal. A PWM/FSK-modulated waveform is shown in Fig. 3 , where the circuit operates at frequency f 0 while sending data '0' and frequency f 1 while sending data '1.' The ripples in the input and output port waveforms carry information that has been modulated, on which a communication system depends.
III. APPLICABLE CONDITION AND COMMUNICATION MODELING
A. Structure of the PSDM System
The basic structure of conventional distributed power systems includes paralleling, cascading, load splitting, source splitting, and stacking [30] , which are also available for PSDM systems. In this paper, we define two fundamental devices: power sourcing equipment (PSE) and powered device (PD). PSE is a converter that communicates at the output, while PD is a converter that communicates at the input.
The structure of load splitting is shown in Fig. 4 (a), while source splitting is shown in Fig. 4(b) . The difference between these two structures is the channel of communication: source splitting lies in the input, while load splitting lies in the output.
B. Topology Analysis for PSDM
Theoretically, all switching mode dc-dc converters can create additional high-frequency voltage signals at their input or output, which could be used as a signal carrier. The additional voltage signal in the converter port includes two components, namely, switching noise and switching ripple. Switching noise is sensitive to circuit design and the placement of switching components, so it is difficult to utilize. Switching ripple is the voltage generated by the converter ripple current and is stable when the circuit component values are determined. The voltage ripple is equal to the product of current ripple and port equivalent impedance.
For basic dc-dc topologies such as buck and boost converters, it is difficult to predict the current ripple amplitude if the circuit operates in a discontinuous conductive mode (DCM) because the current ripple is sensitive to the load. Therefore, in this paper, all analysis is based on synchronous rectification (bidirectional current flow) to prevent DCM. To achieve reliable communications, the carrier should be stable in magnitude, but for some power electronic topologies, the ripple is vulnerable to the variation of input voltage and output load. Therefore, the applicable operating conditions of each dc-dc topology should be assessed.
In a buck converter (Fig. 5 ), the input current is pulsative (always discontinuous), and its amplitude is determined by the load, which means that the signal carrier is unstable, so the buck converter is unsuitable for a PSDM-PD device. However, the output current of the buck converter is continuous, and the
The basic harmonic amplitude of the output current ripple is
where U 0 is the output voltage, T s is the period, and L is the inductance. For a voltage-regulated buck converter, assuming that the input voltage varied from 1.3U 0 to 3U 0 , the duty cycle d changes from 0.33 to 0.77, while I 1 varies from 0.83I 1 max to 0.27I 1 max , which is acceptable for signal communication.
From this analysis, it can be concluded that the buck converter is suitable for PSE but not for PD.
Similarly, the input current of the boost converter is continuous (Fig. 6) , and the ripple magnitude
is independent of load, while its base frequency amplitude is
For a voltage-regulated boost converter, if d varies from 0.3 to 0.7, the output ripple I 1 changes from 0.81I 1 max to I 1 max . However, the output current of a boost converter is pulsative, which is discontinuous. Therefore, the boost converter is suitable for PD but not PSE.
The discussion in the following section is based on the boost converter, which operates as a PD. Extending the analysis to other dc-dc converter topologies, the applicable suitability conditions (continuous port current) can be obtained, as summarized in Table I .
C. Shape of the Modulated Carrier
In a power/signal dual modulated converter, although power conversion and signal modulation are realized by a unified circuit, the control process of these two functions should be decoupled, which means that the signal modulation should not affect the process of power conversion (and vice versa).
Assuming that a boost converter operates in a PWM/FSK dual modulation mode, a sawtooth wave is employed as the carrier (giving single end modulation), as shown in Fig. 7(a) . Before the switching frequency shifts from f 1 to f 2 , the average current is i AV1 , and the peak-to-peak current ripple is i L1 ; then, the current at the frequency shifting point is
where U d is the converter input voltage. After the switching frequency shifts to f 2 , assuming that the duty cycle remains the same, the peak-to-peak current ripple is
The average current difference before and after frequency shifting is
Because the average output current in one switching cycle is i T (AV) = (1 − d) i AV , the frequency shifting will produce a current perturbation even if the duty cycle remains constant, as shown in Fig. 7(a) . Therefore, embedding FSK modulation with a sawtooth carrier will introduce additional interference, which should be avoided in the design of the PSDM system.
In Fig. 7(b) , a triangle wave is employed as a carrier (producing double edge modulation). The switching frequency shifts from f 1 to f 2 to modulate the intended signal. When the switching frequency is f 1 , the average current is i AV1 , and the peak-topeak current ripple is i L1 . After the switching frequency shifts to f 2 , the peak-to-peak current ripple is Δi L2 = d U d /Lf 2 , and the average output current in one switching cycle remains the same, as shown in Fig. 7(b) .
According to this analysis, it is concluded that a triangle wave is a better carrier option.
D. Communication Model
Take boost circuit as an example, Fig. 8(a) shows a system composed of three nodes. V bus is a common bus which is not only for powering the node but also for data communication. E 1 is a voltage source which supplies power to V bus via an impedance stabilization network Z r , which is comprised of an LCR network. The function of the inductor L r in the network is to block the interference and impedance from the voltage source E 1 , where L r complies with
where f is the switching frequency. The capacitor C r in the network is used to stabilize the bus, and resistor R r is the equivalent series resistance (ESR) of C r . The ESR of a boost converter input capacitor, represented by R s1∼3 , cannot generally be ignored. In steady state, the switch and output capacitor of the boost circuit are equivalent to a pulse voltage source from the point of view of signal communication [ Fig. 8(b) ].
Ignoring the dc component, the pulse voltage source and the inductor can be replaced by a triangle current source, so the diagram of the communication system is simplified to Fig. 8(c) . Without considering transmission line resistance, when n nodes are on the bus, the magnitude of the ripple voltage on V bus is
When several nodes are connected to the bus, the waveform on the bus is the linear synthesis of the ripple produced by each node. 
IV. MODULATION AND DEMODULATION METHOD
All of the nodes in a PSDM system produce noise signals if they do not send a data signal, which is different from traditional PLC techniques. Assuming that the data carrier and noise are deployed in the same spectrum of the channel, according to the Shannon theory of channel capacity, the maximum communication rate C which a system can be realized is determined by
where B is the communication channel bandwidth and SNR is the signal-to-noise ratio. In a PSDM system of n nodes, assuming that one node is sending and the others are waiting, the amplitude of either the signal or noise is equal, so the channel capacity of the bus can be expressed as
Equation (14) shows that the communication rate decreases as the number of nodes increases, on the condition any signal or noise is filtered without any discrimination. However, the (14) restriction can be overcome if a dedicated filter removes the noise frequency component.
In a binary frequency-shift keying based PSDM system, two strategies can be utilized to transmit the data signal. The first is a three-carrier strategy: a carrier of frequency f nom is adopted when a node is waiting for communication, carrier f 0 is applied as sending signal '0,' and carrier f 1 is applied as sending signal '1,' such that carriers shift between three frequencies. The second is a two-carrier strategy: carrier f nom is adopted when waiting for sending data or sending signal '1,' and carrier f 0 is applied as sending signal '0.' In this strategy, the carriers shift between two frequencies.
For a PSDM system, the carrier frequencies f 0 and f 1 should be selected as close as possible to f nom to avoid adverse converter effects, such as stability and filter designing problems. However, the closer the frequencies, the more difficult to differentiate them.
Assuming that N nodes are on the bus and only one node is transmitting signal '0,' the base frequency of the bus ripple is
where A 1 is the noise signal amplitude and A 0 is the amplitude of data signal '0.' A 1 is the synthesis of (N − 1) waiting nodes, and the value is variable because the carrier phase in every node is different. Assuming in a period T s , (15) is written as a complex Fourier series
To calculate the amplitude of the signal f 0 , it requires
where m 0 is an integer and f s is the Fourier transform frequency, which means that f 0 is the m 0 th harmonic of the base frequency f s . The amplitude of the signal f 0 is
To eliminate the influence of frequency f nom , it should be
It can be inferred that f nom should comply with
where m n is an integer. (20) This conclusion means that the noise and signal frequencies are different harmonics of the base frequency f s , which are orthogonal in the Fourier transform period. Such a communication principle is often used in the techniques such as orthogonal frequency-division multiplexing and minimum shift keying.
To minimize the frequency difference of the signal and noise, it is assumed that m n = m 0 ± 1, or
If a three-carrier strategy is adopted, frequency f 1 should be
In this paper, the two-carrier strategy is employed because the switching frequency difference is smaller than that with the three-carrier strategy. To guarantee the data communication transparency, the traditional byte-based serial communication method is adopted, which adds a '0' and '1' at the beginning and end of the byte, respectively.
In the receiver, ripple signals pass through a low-pass filter to remove high-order harmonics before it connects to an ADC channel of a DSP. The cutoff frequency f C of the low-pass filter and the sampling time f smp should comply with the Nyquist theorem, or
Assume that N is the sample number in a Fourier transform period and is specified by
(24) Fig. 9 . Waveforms of a signal in a Fourier transform period. Fig. 9 shows the relationship between sample frequency, noise frequency, and signal frequency.
The ripple signal sampled by the DSP is stored sequentially in memory, and then, the DSP executes a discrete Fourier transformation (DFT) after each sample. The general DFT equation is
Assuming that the current DFT value is based on the sequence {x(0), x(1), . . . x(N − 1)} and the next sequence is based on {x(1), x(2), . . . x(N )}, an iterative method of sliding DFT can be employed [31] , and the new DFT value after the next sample can be expressed as
Equation (27) decreases the DFT calculation time significantly, which makes it possible to execute the DSP DFT algorithm in every A/D sample period.
Assume that the effective signal received by each node is
where c(t) = 1, if sending bit '0' 0, no data or sending bit '1'.
The waveform shifts from f nom to f 0 when c(t) changes from '1' to '0' at t 0 , and a window function g(t) is defined as Assuming that the period of a bit is more than T s , the result of sliding sampling is x(t, τ )
The f 0 component of
The amplitude of X k (τ ) can be inferred
According to (27) , the DFT result is refreshed every sampling period. When the sliding window function g(t) coincides with the dedicated frequency f 0 , the result reaches a maximum platform. Setting an appropriate threshold X Th or adopting more a complex judging algorithm, the data can be decoded. The process of demodulation is shown in Fig. 10 .
V. EXPERIMENTAL VERIFICATION
A prototype system consisting five nodes is designed to verify the proposed method. The block diagram of the node is shown in Fig. 11 , which is based on the conventional synchronic boost topology. The circuit is controlled by a DSP with related interface. The input current and output voltage are feedback for traditional closed-loop control, and the ripple on the bus is filtered and amplified for signal decoding.
The prototype system structure is the same as shown in Fig. 8(a) , where nodes are connected to the bus which is powered by a dc voltage source via an impedance stabilization network. All of the nodes can communicate with each other.
The system parameters are listed in Table II , where the switching frequencies are selected as f 0 = 100 kHz and f nom = 83.3 kHz, and the discrete Fourier transform period is 60 μs during which f 0 and f 1 are orthogonal to one another. It can be calculated that m 0 = 6 and m n = 5. The DSP A/D sampling period T sample is 2 μs, so a 30-word memory space is needed for DFT. The transmission rate is 2 kb/s to realize reliable communications.
In the receiver, a bandpass Op amp filter is designed to amplify the data signal and decrease the high harmonic components, whose high-pass cutoff frequency is set at about 150 kHz. The output signal of the filter is about 1 V p−p and is sampled by a 12-b ADC in the DSP TMS320F28035 every 2 μs. According to (27) , the f 0 (83.3 kHz) component of the ripple is online calculated by the DSP. TMS320F28035 has a control law accelerator core with a 32-b float-point math accelerator by which the DFT algorithm is implemented in assembly language, and the calculation time is less than 1 μs. The ripple waveform of one node installed on the bus is shown in Fig. 12(a) . The ripple frequency shifts between 100 and 83.3 kHz. In most cases, the node employs 100-kHz switching frequency except when sending bit '0.' Fig. 12(b) shows the ripple waveform and its DFT for two nodes operating on the bus, and Fig. 12(c) shows the case for five nodes. If one node sends signal '0,' the ripple on the bus is comprised of the components of f 0 and f nom . The f nom (100 kHz) component on the bus is the synthesis of all nodes with different phases, so the amplitude is variable. However, the f nom harmonic component will not affect the DFT result of f 0 frequency in the DFT conversion period.
From Fig. 12 , as the number of nodes increases, the amplitude of the f 0 harmonic component reduces because the bus impedance decreases. If a constant threshold X Th is set to distinguish valid communication signal from noise, the condition that n nodes can be supported by this system is
where V n is the DFT result of the f 0 component when n nodes operate on the bus. The value of X Th is determined by the bus noise which is related to the design of signal processing circuits and power control loop. Assuming that the capacitance of all of the input capacitor C k (k = 1, 2, . . .) in the nodes and the matching capacitor C r are the same, it can be concluded that the maximum number of the system is
where V 1 is the DFT result of the f 0 component when one node operates on the bus. Fig. 13 shows the waveforms of the sent data of a node and the received data by another node. The bit-width error between the sender and the receiver is no more than a DFT period (60 μs), so it is reliable for a serial communication rate of 2 kb/s. To implement a bus communication system with multiple nodes, it is necessary to exploit a multiple access control protocol for application, which is beyond the scope of this paper.
VI. CONCLUSION
This paper has presented a method of PSDM to integrate data transmission with power conversion. In the proposed PSDM system, the information is embedded into the ripple of the converter. By analyzing the waveform of the ripple, communication between nodes can be realized.
Two basic methods for PSDM are proposed, namely, PWM/FSK and PWM/PSK. The modulation and demodulation processes of PWM/FSK are discussed in detail, and a prototype system is used to verify the technique. Two principles are concluded: first, topology and carrier may be constraints on the PSDM system. The boost converter circuit is suitable for PD, while the buck circuit is suitable for PSE. A triangle wave is a better carrier option since a sawtooth carrier introduces an additional interference problem. Second, the carrier frequencies should be orthogonal within a calculation period, and the difference of the shifting frequency is related to the communication rate. The closer the shifting frequencies, the slower the communication rate.
This method has proposed a way of designing an "intelligent power supply" which can send messages from the control core. The technique can be applied in distributed power systems or some special powering arrangements. However, some problems should be considered before use. First, the ripple utilized to communication should comply with EMI standards which restrict the amplitude of the harmonic frequencies. Second, this method is not suitable for critical situations such as communication-based control systems. Third, the effect of cross-interference between power control and signal transmission was not analyzed and may cause communication data error, but this problem can be overcome by adding an automatic repeat request (ARQ) mechanism into the communication protocol.
Jin Du (S'11) received the B.S. degree in
